VeritySEM 5i CD-SEM 3D NAND

VeritySEM 5i CD-SEM 3D NAND,第1张

The newest in the Applied Materials VeritySEM product family, VeritySEM 5i CD-SEM system features first-of-its-kind, in-line, 3D capabilities for high-volume metrology of logic and memory devices at the 1xnm node and beyond. Leveraging market-leading SEMVision® G6 core technology, the new system addresses the unprecedented challenges in measuring physical dimensions posed by leading-edge geometries. Its state-of-the-art, high-resolution SEM column makes possible measurements as small as 6nminnovative image enhancement algorithms aid measurement of fine pattern details. An in-column tilt-beam enables 3D FinFET metrology, while back-scattered electron (BSE) metrology addresses high aspect ratio 3D NAND structures, and BEOL via-in-trench bottom CD and characterization metrology.

FinFETs challenge traditional metrology in such measurements as gate and fin heights, whose uniformity is critical to device performance and yield. Current in-line CD SEM technology can monitor only top-view dimension variations, not those in height and slope. The VeritySEM 5i system’s in-column beam tilt remedies these issues, enabling gate and fin heights to be calculated and controlled.As technology scales down, the aspect ratios of 3D NAND memory structures are increasing to 60:1 and beyond, making accurate measurement of the bottom CD impossible using conventional metrology. High-resolution BSE imaging enhances the signal received from within these structures, allowing the VeritySEM 5i system to “see” deep into vias and trenches for precision measurement. This capability also improves metrology for via-in-trench bottom CD in BEOL processing where the desired connectivity between underlying and overlaying metal layers must be achieved to minimize via resistance.

The VeritySEM 5i system’s exceptional in-line accuracy and process control eliminate more time-consuming and costly off-line wafer cross-sectioning while helping chipmakers to streamline process development, improve device performance and yield, and shorten ramp times to high-volume production.

The VeritySEM 5i system continues to offer hands free recipe creation and full automation. An offline recipe generator (ORG) features recipe editing capabilities via an external server, enabling multiple users to create recipes from computer-aided design offline without the need for wafers. The recipes are automatically stored in the tool database. By eliminating recipe creation time loss, the ORG enables the user to maximize the tool's utilization in production.

The tool's OPC|CheckMax is a proven solution for automating the optical proximity correction (OPC) mask qualification process. As scaling proceeds below 32nm, OPC-enhanced features are commonly incorporated into mask designs for all layers. Hundreds of CD measurements are required to verify that the features printed on the wafer are indeed what the device designers intended to produce. With a suite of proprietary algorithms, OPC|CheckMax receives input from electronic design automation systems, automatically creates CD-SEM measurement recipes, and then directs the VeritySEM 5i system to measure thousands of sites at high throughput without operator assistance.

对于快速地检测电子束曝光制造出的小纳米结构的尺寸和缺陷并保证其不受到损伤是纳米加工进入10nm尺度面临的另一重大技术问题。同时,在集成电路制造中,多层制造需要对标记进行极高精度的检测"显然,光学的无损伤检测方式己无法应用于10nm尺度范围,因此基于能量束的检测方法是必须采取的方式"。

目前工业界采用CD一SEM对小特征尺寸进行测量。


欢迎分享,转载请注明来源:夏雨云

原文地址:https://www.xiayuyun.com/zonghe/206159.html

(0)
打赏 微信扫一扫微信扫一扫 支付宝扫一扫支付宝扫一扫
上一篇 2023-04-03
下一篇2023-04-03

发表评论

登录后才能评论

评论列表(0条)

    保存